New experimental findings on hot-carrier-induced degradation in lateral DMOS transistors

نویسندگان

  • In Kyung Lee
  • Se Re Na Yun
  • Kyosun Kim
  • Chong-Gun Yu
  • Jong-Tae Park
چکیده

This paper presents new experimental findings on the hot-carrier-induced degradation in lateral DMOS with different gate oxide thickness and when it is stressed at elevated temperature. For thin oxide devices, the generation of interface states and the trapped holes are the causes of the reduction of IDS in the linear region and the increase of IDSAT in the saturation region, respectively. For thick oxide devices, the generation of interface states plays a dominant role for the reduction of IDS in both linear and saturation region. It is observed that the breakdown voltage of both thin and thick oxide devices is increased and the device degradation is reduced at elevated stress temperature. * Corresponding author. [email protected] Tel: +82-32-770-8445 ; Fax: +82 -32-770-2371

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Evidence for source side injection hot carrier effects on lateral DMOS transistors

The hot carrier degradation behavior of lateral integrated DMOS transistors is studied in detail with a state-ofthe-art, high-resolution measurement equipment. It has been demonstrated that two degradation mechanisms are present: electron mobility reduction due to interface trap formation and injection and trapping of hot electrons at the source side of the channel. It will be shown that the So...

متن کامل

Predictive TCAD Approach for the Analysis of Hot-Carrier-Stress Degradation in Integrated STI-based LDMOS Transistors

A physically-based approach suitable for TCAD analyses has been developed for the hot-carrier-stress (HCS) degradation prediction in lateral DMOS transistors with shallow trench isolation (STI). The measured linear draincurrent degradation (ID,lin) induced by HCS is nicely reproduced by TCAD results for different LDMOS devices at significant stress conditions on an extended range of stress tim...

متن کامل

Vacuum gate dielectric gate-all-around nanowire for hot carrier injection and bias temperature instability free transistor

Articles you may be interested in Improved carrier injection in gate-all-around Schottky barrier silicon nanowire field-effect transistors Appl. Mechanism and lifetime prediction method for hot-carrier-induced degradation in lateral diffused metal-oxide-semiconductor transistors Appl. Effects of gate bias on hot-carrier reliability in drain extended metal-oxide-semiconductor transistors Appl. D...

متن کامل

Hot-Carrier Reliability of P-MOSFET with Ultra-Thin Silicon Nitride Gate Dielectric

The degradation of 100 nm effective channel length pMOS transistors with 14 A equivalent oxide thickness JVD Si3N4 gate dielectric under hot-carrier stress is studied. Interface-state generation is identified as the dominant degradation mechanism. Hot-carrier-induced gate leakage may become a new reliability concem. Hot-carrier reliability of 14 A Si3N4 transistors is compared to reliability of...

متن کامل

Voltage dependences of parameter drifts in hot carrier degradation for n-channel LDMOS transistors

The reliability characterization in shallow trench isolation (STI) based n-channel lateral diffused metal– oxide–semiconductor (LDMOS) transistor has recently drawn much attention. A thorough investigation of the hot carrier degradation under various gate and drain stress biases are carried out to gain an insight on the bias dependences of the parameter drifts. The findings are supported by bot...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Microelectronics Reliability

دوره 46  شماره 

صفحات  -

تاریخ انتشار 2006